Espressif Systems /ESP32-P4 /LP_ADC /INT_ENA_W1TC

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as INT_ENA_W1TC

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (COCPU_SARADC1_INT_ENA_W1TC)COCPU_SARADC1_INT_ENA_W1TC 0 (COCPU_SARADC2_INT_ENA_W1TC)COCPU_SARADC2_INT_ENA_W1TC 0 (COCPU_SARADC1_ERROR_INT_ENA_W1TC)COCPU_SARADC1_ERROR_INT_ENA_W1TC 0 (COCPU_SARADC2_ERROR_INT_ENA_W1TC)COCPU_SARADC2_ERROR_INT_ENA_W1TC 0 (COCPU_SARADC1_WAKE_INT_ENA_W1TC)COCPU_SARADC1_WAKE_INT_ENA_W1TC 0 (COCPU_SARADC2_WAKE_INT_ENA_W1TC)COCPU_SARADC2_WAKE_INT_ENA_W1TC

Description

Interrupt enable deassert registers.

Fields

COCPU_SARADC1_INT_ENA_W1TC

ADC1 Conversion is done, write 1 to deassert int enable.

COCPU_SARADC2_INT_ENA_W1TC

ADC2 Conversion is done, write 1 to deassert int enable.

COCPU_SARADC1_ERROR_INT_ENA_W1TC

An errro occurs from ADC1, write 1 to deassert int enable.

COCPU_SARADC2_ERROR_INT_ENA_W1TC

An errro occurs from ADC2, write 1 to deassert int enable.

COCPU_SARADC1_WAKE_INT_ENA_W1TC

A wakeup event is triggered from ADC1, write 1 to deassert int enable.

COCPU_SARADC2_WAKE_INT_ENA_W1TC

A wakeup event is triggered from ADC2, write 1 to deassert int enable.

Links

() ()